

5.

25 The successive groups of data can be applied to the processing circuit by means of an interconnection network. As a matter of fact, the interconnection network enables the respective positions of the data of a group to be changed. The interconnection network consequently enables each data item to be applied to the appropriate terminal.

In accordance with the invention such a processing is characterized as follows.

An input circuit forms successive groups of data and, moreover, generates basic control data and additional control data for each group of data. A basic control data item indicates for each data item one of a plurality of terminals to which the data item should be applied. An additional control data item indicates for each data item if this input data item is valid or not valid. An interconnection network applies the successive groups of data to the terminals in dependence on the basic control data and the additional control data. The interconnection network is arranged to apply a data item to the terminal indicated by the basic control data if the data item is valid. If the data item is not valid the interconnection network applies, instead of it, a valid other data item. A data processing circuit processes the data applied to the terminals in order to obtain an output data item.

If a set of data contains non-valid data there is a risk of distortion. Distortion will occur when a group of data contains one or more non-valid data items while the resulting output data item is considered to be valid. Let us consider, for example, asymmetrical FIR filtering. In general, the output of the FIR filter will be regarded as valid if the data applied to the central terminal of the FIR filter is valid. Let it be assumed now that another data item of the group is not valid. In this case, the output data item will be determined partly by this non-valid data item, which means a distortion of the result of the FIR filtering.

However, a pre-processing as described hereinbefore will be comparatively complex and, consequently, slow and costly. For example, the calculation of a generic padding value requires that all the valid data are taken into account. If a padding value is

calculated for each individual non-valid data item this also means that numerous operations have to be performed.

In accordance with the invention, a non-valid data item actually replaced by a valid data item by means of an interconnection network. This substitution is then effected during the application of a group of data to the processing circuit. Thus, there is no need to carry out a pre-processing in order to assign a padding value to each non-valid data item. The invention consequently enables a cheaper and faster data processing to be achieved.

These as well as other aspects of the invention will be described in more detail with reference to the following Figures.

10

Fig. 1 is a conceptual diagram which illustrates the basic characteristic features described hereinbefore;

Fig. 2 is a diagram which shows an MPEG4 video filtering arrangement;

15

Fig. 3 is a diagram which illustrates a method in accordance with which a set of input pixels and a set of Boolean values are stored in the MPEG4 video filtering arrangement; and

Fig. 4 is a diagram which shows a multiplexing device which forms part of the MPEG4 video filtering arrangement.

20

The following remarks relate to the reference signs. Similar entities bear identical reference letters in all the Figures. A plurality of similar entities may appear in a single Figure. In that case a numeral is suffixed to the reference letters in order to distinguish between similar entities. The numeral or suffix may be omitted where appropriate. This applies both to the description and to the Claims.

Fig. 1 illustrates the basic features described hereinbefore. A data processing arrangement comprises an input circuit [INP], an interconnection network [ICN] and a data processing circuit [PRC]. The input circuit [INP] forms successive groups of data [GRP] and, moreover, generates basic control data [BCD] and additional control data [SCD] for each group of data [GRP]. A basic control data item [BCD] indicates for each data item one of a plurality of terminals [1-4] to which the data item should be applied. An additional control data item [SCD] indicates for each data item if this data item is valid [+] or not valid [-]. The interconnection network [ICN] applies the successive groups of data to the terminals [1-4] in

dependence on the basic control data [BCD] and the additional control data [SCD]. The interconnection network [ICN] applies a data item to the terminal indicated by the basic control data [BCD] if the data is valid [+]. If the data item is not valid [-] the interconnection network [ICN] applies a valid data item instead. The data processing circuit [PRC] processes  
 5 the data applied to the terminals [1-4] in order to obtain an output data item.

The features illustrated in Fig. 1 can be used, for example, for processing a set of pixels obtained by decoding in accordance with the MPEG4 standard. Such a set of pixels typically represents an object such as, for example, a person, a ball or a house. It is accompanied by a set of Boolean values. There is a Boolean value for each pixel. The  
 10 Boolean value indicates whether or not the relevant pixel belongs to the object. Thus, the set of Boolean values forms a shape description.

Fig. 2 shows an MPEG4 video filtering arrangement. MPEG4 video filtering arrangement receives a set of input pixels [IPS] and an associated set of Boolean values [BVS]. In response thereto, it supplies a set of filtered pixels [FPS]. The MPEG4 video  
 15 filtering arrangement comprises 4 memory banks [MB], numbered from one to four [MB1-MB4]. Each memory bank [MB] comprises a section [SMPL] for the storage of pixels and another section [SHP] for the storage of the Boolean values. The MPEG4 video filtering arrangement further comprises a control circuit [CNTRL], four multiplexing devices [MA], numbered from one to four [MA1-MA4], and a filter [FIL] having four taps [T], numbered  
 20 from one to four [T1-T4]. Each tap [T] has an associated filter coefficient [C].

The MPEG4 video filtering arrangement operates as follows. The MPEG4 video filtering arrangement receives the set of input pixels [IPS] in the form of a stream. In parallel it receives the set of Boolean values [BVS], also in the form of a stream. The two streams are synchronized. For each pixel and Boolean value received the control circuit  
 25 [CNTRL] selects a certain memory bank [MB] in which the pixel and the Boolean value are stored. Thus, the set of input pixels [IPS] and the set of Boolean values [BVS] are stored in the four memory banks [MB] in accordance with a certain method.

Fig. 3 illustrates the method in accordance with which the set of input pixels and the set of Boolean values are stored in the memory banks. Fig. 3 shows a part of a matrix.  
 30 This matrix represents both the set of input pixels and the set of Boolean values. Each cell of the matrix represents a pixel and its associated Boolean value. The number shown in a cell is the number of the memory bank which stores the pixel and the Boolean value. For example, the top-left pixel [1] of the set of input pixels is stored in the first memory bank. Its right-

PHFR000078 28.05.2001

hand neighbor [2], its neighbor below it [3] and its diagonal neighbor [4] are stored in the second, the third and the fourth memory bank, respectively.

Fig. 3 also shows a window [W]. The window [W] measures 2 by 2 cells. The window [W] defines four pixels and four Boolean values stored in the memory banks. These pixels and Boolean values are read from the memory bank in a first read operation. The window [W] moves one unit to the right for a second read-out of the memory bank. The window [W] keeps moving one unit to the right until it reaches the right-hand side of the matrix. Subsequently, the window [W] returns to the left-hand side of the matrix after having moved one unit downward. The window [W] thus scans the matrix horizontally. Each different position of the window [W] corresponds to a read-out of four pixels and four Boolean values.

It is to be noted that the method illustrated in Fig. 3 has the following characteristic feature. For any position occupied of the window [W] each pixel and each Boolean value defined by the window [W] is stored in a different memory bank. As a result of this, only one read-out per memory bank is required in order to obtain all the pixels defined by the window. These read operations can be performed in parallel. Thus, in principle, one clock cycle suffices to read all the pixels defined by the window. As a result, the method illustrated in Fig. 3 enables a fast read-out and, consequently, a fast filtering to be achieved.

Each read-out performed by moving the window [W] in Fig. 3 results in a group of pixels that produces an output pixel. The output pixel is obtained by means of the filter [FIL] shown in Fig. 2. There is a fixed relationship between the position of a pixel in the window [W] and the tap [T] to which the pixel is to be applied. The top-left pixel of the window should be applied to the first tap [T1]. The top-right pixel of the window should be applied to the second tap [T2]. The bottom-left pixel of the window should be applied to the third tap [T3]. The bottom-right pixel of the window should be applied to the fourth tap [T4].

The control circuit [CNTRL] shown in Fig. 2 carries out the read operations described hereinbefore. Each read operation thus produces a group of four pixels. The control circuit [CNTRL] supplies a set of control words [CW] with each pixel read operation. For each pixel of the group the set of control words [CW] indicates the tap [TP] to which the pixel is to be applied.

In more detail, the control circuit [CNTRL] generates four control words, numbered from one to four [CW1-CW4], for the first to the fourth multiplexing device [MA1-MA4]. The first control word [CW1] indicates the memory bank [MB] from which the

T04230 T226559

pixel to be applied to the first tap [T1] originates. Likewise, the second, the third and the fourth control words [CW2, CW3, CW4] indicate the memory banks [MB] from which the pixels to be applied to, respectively, the second tap, the third tap and the fourth tap [T1, T3, T4] originate. Each control word [CW] may comprise, for example, a two-bit binary value.

- 5 This value indicates the memory bank [MB] from which the pixel to be applied to the relevant tap [T] originates.

The control circuit [CNTRL] can be realized, for example, by means of programmable counters. A programmable counter can be used to select a memory bank [MB] during loading of the set of input pixels [IPS]. Four programmable counters can be used to generate addresses during the loading operation, i.e. one programmable counter for each memory bank [MB]. The programmable counter for the selection of a memory bank [MB] activates that programmable counter of these four programmable counters which corresponds to the selected memory bank [MB]. Four other programmable counters can be used to perform the read operation in order to form successive groups of pixels. For each read operation these four programmable counters will generate four addresses in parallel, i.e. one address for each memory bank [MB]. Other programmable counters can be used to generate control words [CW]. The control word [CW] are cyclic, which is apparent from Fig. 3 and the description with reference thereto.

The successive groups of pixels are applied to the filter [FIL] by means of multiplexing devices [MA] shown in Fig. 2. There is a multiplexing device [MA] for each tap [T] of the filter [FIL]. Each multiplexing device [MA] receives the group of pixels produced as a result of the current read operation and the associated group of binary values. It further receives the associated control word [CW]. The multiplexing device [MA] selects a pixel in order to apply this pixel to the tap [T] of the filter [FIL] to which the multiplexing device [MA] belongs. The multiplexing device [MA] selects the pixel indicated by the control word [CW] provided that this pixel is valid. This last-mentioned information is contained in the binary value associated with the pixel. If the pixel is not valid the multiplexing device selects a valid other pixel. If the group does not include any valid picture the multiplexing device [MA] selects a pixel in a random manner. In the last-mentioned case the resulting output pixel from the group of pixels will not be valid and, as a consequence, its value does not matter.

The filter [FIL] multiplies the pixels applied to the taps [T] by the respective filter coefficients [C] associated with them. The multiplication of the pixel applied to the first tap [T1] by the filter coefficient [C1] results in a first weighted pixel. The multiplication of

00030271-000401  
T04255-125050

Fig. 4 shows the first multiplexing device [MA1]. The other multiplexing devices [MA2, MA3, MA4] shown in Fig. 2 are identical. As described hereinbefore, the first multiplexing device [MA1] receives a group of four pixels [PX], a group of four associated binary values [BV] and the first control word [CW1] from the control circuit [CNTRL]. In response thereto, the first multiplexing device [MA1] selects a pixel in order to apply it to the first tap [T1] of the filter [FIL] shown in Fig. 3. The pixels [PX] are numbered from one to four [PX1-PX4]. The binary values [BV] are also numbered from one to four [BV1-BV4]. The numbers indicate the respective memory banks [MB1-MB4] from which the pixels and their binary values are retrieved.

The first multiplexing device [MA1] operates as follows. The decoding circuit [DEC] decodes the first control word [CW1] in order to obtain three basic control values [CV], numbered from one to three [CV1-CV3]. The first, the second and the third basic control value [CV1-CV3] are associated with the first, the second and the third multiplexer [MUX1-MUX3], respectively. Each basic control value [CV] indicates the input to be selected by the relevant multiplexer [MUX].

Since each multiplexer [MUX] selects only one of two inputs each basic control value [CV] can be coded by means of a single bit. For example, if the basic control value [CV] is zero (0), this indicates that the relevant multiplexer [MUX] should select the left-hand input. Conversely, if the basic control value [CV] is one (1), it indicates that the multiplexer [MUX] should select the right-hand input. Let it be assumed that the control word [CW] indicates the second pixel [PX2]. In this case, the first basic control value [CV1] will be one (1) and the third basic control value [CV3] will be zero (0). Now the second basic control value [CV2] will not play any part and can consequently be zero (0) or one (1).

The logic circuits [LC] are arranged between the decoding circuit [DEC] and the multiplexers [MUX] in order to enable the basic control values [CV] to be changed. Each logic circuit [LC] receives two values in dependence on which the basic control value [CV] is changed or not. These two values are formed on the basis of the binary values [BV]

5 associated with the relevant pixels [PX]. Each logic circuit [LC] thus supplies a final control value [CV'] equal to the basic control value [CV] or opposed thereto, depending on the binary values [BV]. The final control value [CV'] determines the selection made by the multiplexer [MUX] to which it is applied.

In more detail, the first logic circuit [LC1] changes or does not change the basic control value [CV<sub>1</sub>] depending on the first and the second binary value [BV<sub>1</sub>, BV<sub>2</sub>]. Let it be assumed that the first basic control value [CV<sub>1</sub>] is zero (0). The first basic control value [CV<sub>1</sub>] thus indicates that the first multiplexer [MUX1] should select the first pixel [PX1]. Let it further be assumed that the first binary value [BV<sub>1</sub>] associated with the first pixel [PX1] is one (1). This means that this pixel is valid. In this case, the first logic circuit [LC1] does not change the first basic control value [CV<sub>1</sub>]. The final first control value [CV'<sub>1</sub>] is consequently zero (0) and, as a result, the first multiplexer [MUX1] actually selects the first pixel [PX1]. Let it now be assumed that the first binary value [BV<sub>1</sub>] is zero (0) and that the second binary value [BV<sub>2</sub>] is one (1). This means that the first pixel [PX1] is not valid, whereas the second pixel [PX2] is valid. In this case, the first logic circuit [LC1] alters the first basic control value [CV<sub>1</sub>]. The first final control value [CV'<sub>1</sub>] is therefore one (1) and, consequently, the first multiplexer [MUX1] selects the second pixel [PX2] instead of the first pixel [PX1].

The first logic circuit [LC1] operates in a manner comparable to that in the case that the first basic control value [CV1] is one (1). In this case, it actually verifies if the second pixel [PX2] is valid. If the second pixel [PX2] is not valid, the first logic circuit [LC1] will change the first basic control value [CV1] so as to achieve that the first multiplexer [MUX1] selects the first pixel [PX1] provided that this is valid.

The second logic circuit [LC2] operates in the same way as the first logic circuit [LC1] described hereinbefore. The second basic control value [CV2] takes the place of the first basic control value [CV1]. The third and the fourth binary value [BV3, BV4] take the place of the first and the second binary value [BV1, BV2], respectively. The second multiplexer [MUX2] takes the place of the first multiplexer [MUX1]. The third and the fourth pixel [PX3, PX4] take the place of the first and the second pixel [PX1, PX2], respectively.

0 1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1



The third logic circuit [LC3] receives two OR combinations of the binary values [BV]. The first and the second OR circuit [OR1, OR2] supply a first OR combination and a second OR combination, respectively. The first OR combination is the result of an OR operation performed upon the first and the second binary values [BV1, BV2]. It indicates if the pixel selected by the first multiplexer [MUX1] is valid or not valid. The second OR combination is the result of an OR operation performed upon the third and the fourth binary value [BV3, BV4]. It indicates if the pixel selected by the second multiplexer [MUX2] is valid or not valid.

The third logic circuit [LC3] operates in the same way as the first logic circuit [LC1] described hereinbefore. The third basic control value [CV3] takes the place of the first basic control value [CV1]. The first and the second OR combination take the place of the first and the second binary value [BV1, BV2], respectively. The third multiplexer [MUX3] takes the place of the first multiplexer [MUX1]. The pixels selected by the first and the second multiplexers [MUX1, MUX2] take the place of the first and the second pixel [PX1, PX2].

The MPEG4 video filtering arrangement described hereinbefore with reference to Figs. 2-4 is an example of the implementation of the characteristic features illustrated in Fig. 1. The input circuit [INP] shown in Fig. 1 takes the form of four memory banks [MB1-MB4] and the control circuit [CNTRL] shown in Fig. 2. The basic control data [BCD] shown in Fig. 1 take the form of four control word [CW1-CW4] shown in Fig. 2. The additional control data [SCD] take the form of four binary values [BV1-BV4] shown in Fig. 4, the binary values being obtained from the memory banks [MB] shown in Fig. 2. The interconnection network [ICN] shown in Fig. 1 takes the form four multiplexing devices [MA1-MA4] shown in Fig. 2. The data processing circuit [PRC] shown in Fig. 1 takes the form of the filter [F] shown in Fig. 2.

The above description with reference to various Figures illustrates rather than limits the invention. It is evident that there are numerous alternatives within the scope of the appended Claims. In conclusion, some remarks are made in this respect.

There are numerous methods of forming successive groups of data. The MPEG4 video filtering arrangement shown in Fig. 2 forms groups of four data items. Other implementations of the invention may form, for example, groups of two, three, five or six data items, etc. The number of items in a group is not relevant.

There are numerous methods of processing a group of data. The MPEG4 video filtering arrangement shown in Fig. 2 forms a weighted combination of a group of data. Other

implementations of the invention may perform other types of processing, for example a discrete cosine transform.

There are numerous methods of rearranging a group of data. The MPEG4 video filtering arrangement shown in Fig. 2 comprises four multiplexing devices [MA1-MA4], each including three multiplexers [MUX1-MUX3] of the type having two inputs and one output, as shown in Fig. 4. Other implementations of the invention may include multiplexers of other types. It is possible, for example, to replace the four multiplexing devices [MA1-MA4] shown in Fig. 2 with a single multiplexer of the type having sixteen inputs and four outputs and an appropriate logic circuit. It is likewise possible to replace the three multiplexers of the type having two inputs and one output, as shown in Fig. 4, with a single multiplexer of the type having four inputs and one output. In this respect, it is to be noted that the multiplexing device shown in Fig. 4 comprises, in fact, two multiplexing layers: a first layer including the first and the second multiplexer [MUX1, MUX2] and a second layer including the third multiplexer [MUX3]. Replacing the three multiplexers of the type having two inputs and one output, as shown in Fig. 4, with a single multiplexer of the type having four inputs and one output means, in fact, that a multiplexing device is formed having a single layer instead of two layers. Let it now be assumed that the groups of data comprise 8 data items instead of 4 data items as shown in Fig. 4. In this case, it is possible, for example to realize a multiplexing device having a single layer by means of a multiplexer of the type having eight inputs and one output, or having two layers by means of multiplexers of the type having four inputs and one output, or having three layers by means of multiplexers of the type having two inputs and one output.

There are numerous ways of implementing functions by means of items of hardware or software or a combination of the two. In this respect, it is to be noted that the Figures are highly diagrammatic, each Figure representing merely a single embodiment of the invention. Thus, although a Figure shows different functions as separate blocks, this does not exclude the possibility that a single item of hardware or software performs a plurality of functions. This by no means excludes the possibility that a function may be carried out by a set of hardware or software items.

For example, the MPEG4 video filtering arrangement shown in Fig. 2 comprises different blocks which, in combination, form groups of data and processes these. In principle, it is possible to realize these blocks by means of a suitably programmed computer circuit. A set of instructions contained in a program memory can cause the computer circuit to carry out the different operations described hereinbefore with reference to

09030271 080404

Figs. 2-4: The set of instructions can be loaded into the program memory by reading a data carrier, for example a disc which carries the set of instructions. Reading may be effected via a communication network such as, for example, the internet. In this case, a service provider will make the set of instructions available to those interested.

- 5           Any reference signs given in parentheses in a claim shall not be construed as limiting said claim. The use of the verb "to comprise" does not exclude the presence of any other elements or steps other than those defined in a claim. The use of the indefinite article "a" or "an" preceding an element or step does not exclude the presence of a plurality of these elements or steps.

PHFR000078